

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alcrandria, Virginia 22313-1450

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/751,714	01/05/2004	Wing K. Luk	YOR920030603US1	2257	
7590 09/14/2005			EXAM	EXAMINER	
Ryan, Mason & Lewis, LLP,			MONDT, JOHANNES P		
Suite 205					
1300 Post Road			- ART UNIT	PAPER NUMBER	
Fairfield, CT 06824			2826	-	

DATE MAILED: 09/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		10/751,714	LUK ET AL.			
Office Action Summary		Examiner	Art Unit			
		Johannes P. Mondt	2826			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SH THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a red operiod for reply is specified above, the maximum statutory perior re to reply within the set or extended period for reply will, by stature perior to reply within the set or extended period for reply will, by stature perior to receive the office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a ply within the statutory minimum of the dwill apply and will expire SIX (6) MO te, cause the application to become A	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status						
1)[🛛	Responsive to communication(s) filed on 15	June 2005.				
2a)□	This action is FINAL . 2b)⊠ Th	is action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)⊠	<u> </u>					
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examir The drawing(s) filed on <u>05 January 2004</u> is/ar Applicant may not request that any objection to th Replacement drawing sheet(s) including the corre The oath or declaration is objected to by the Examir Theorem 1.	e: a) ☐ accepted or b) ☑ e e drawing(s) be held in abeya ction is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).			
Priority (ınder 35 U.S.C. § 119					
a)l	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents. Certified copies of the priority documents. Copies of the certified copies of the priority documents. Copies of the certified copies of the priority documents. Cepties of the certified copies of the priority documents. Cepties of the certified copies of the priority documents. Cepties of the certified copies of the priority documents. Cepties of the certified copies of the priority documents. Cepties of the certified copies of the priority documents. Cepties of the certified copies of the priority documents. Cepties of t	nts have been received. Its have been received in a conty documents have been au (PCT Rule 17.2(a)).	Application No n received in this National Stage			
Attachmen		A) [Summon (DTO 442)			
2) Notic	e of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 rr No(s)/Mail Date <u>1/5/04</u> .	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 			

Application/Control Number: 10/751,714

Art Unit: 2826

DETAILED ACTION

Page 2

Election/Restrictions

1. Applicant's election with traverse of the Group I invention (claims 1-37) in the reply filed on 6/15/05 is acknowledged. The traversal is on the grounds that "the restriction requirement is improper and should be withdrawn since each Group is generally related to circuits for amplifying signals, and that a complete search for each Group would require a search of most, if not all, of the individual classes and subclasses" and that, furthermore, "the search and examination of an entire application can be made without serious burden the Examiner must examine it on the merits, even through it includes claims to distinct or independent inventions". This is not found persuasive because, as stated in the previous office action, entirely different art has to be search for the claimed circuit and for the claimed semiconductor device, classes and subclasses being entirely different; while, as is evident from the previous office action ad 2, the underlying reason for this difference resides in the combinationsubcombination relation of the two inventions wherein (1) the combination does not require the particulars of the subcombination and (2) the subcombination has utility beyond the semiconductor embodiment of the capacitor. Applicant traverses neither the classification nor the arguments presented by the examiner on distinctness as summarized above on the merits. Therefore, the requirement is still deemed proper and is therefore made FINAL.

Information Disclosure Statement

The examiner has considered the Information Disclosure Statement filed 1/5/2004. A signed copy of Form PTO-1449 is herewith enclosed.

Specification

The following is a quotation from the relevant sections of the Patent Rules under 37 C.F.R. 1.75 that form the basis of the objection made in this office action.

(d)

(1) The claim or claims must conform to the invention as set forth in the remainder of the specification and the terms and phrases used in the claims must find clear support or antecedent basis in the description so that the meaning of the terms in the claims may be ascertainable by reference to the description (see § 1.58(a)).

The Specification is objected to for not disclosing the subject matter recited in claim 32: when the n-gated diode of claim 32 receives a positive sense charge (necessarily positive for an inversion layer to be created as disclosed), then a threshold voltage of the control line when positive actually hampers the creation of an inversion layer, both gate and channel being positively charged. A statement to the contrary, which would be necessary for the disclosure of claim 32 is not found in the Specification.

Drawings

2. Figures 1B, 2B, 4B, 5B, 6, 7, 8 and 9 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated (see page 8, lines 10-18). See
MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are
required in reply to the Office action to avoid abandonment of the application. The

replacement sheets should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not acceptable to the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

3. The drawings are objected to under 37 CFR 1.83(b) because they are incomplete. 37 CFR 1.83(b) reads as follows:

When the invention consists of an improvement on an old machine the drawing must when possible exhibit, in one or more views, the improved portion itself, disconnected from the old structure, and also in another view, so much only of the old structure as will suffice to show the connection of the invention therewith.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filling date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the

examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

In particular, the Drawings do not show any electrical connection between the control line and the signal line, yet Applicant claims modifying the voltage on the control line, whereby the sensed voltage (necessarily the same as the voltage on the signal line) will be amplified when a voltage on the first terminal relative to the second terminal is above threshold and not amplified when it is not (claim 22).

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-2, 9-10, 13-15, 21, 23, 31 and 35 are rejected under 35 U.S.C. 102(b) as being anticipated by Mead et al (5,844,265).

Mead et al teach (title, abstr5act, Figures 1, 3, 6, 7, and 9; cols. 2-10) a circuit 10 (col. 2, I. 65) for amplifying signals (abstract, first sentence), the circuit comprising:

a control line (LOAD BIAS connected to a bias voltage source) (cf. col. 3, l. 10-20 and Fig. 7); and

a two terminal semiconductor device 62-1 (MOS transistor used as varactor with source and drain short-circuited: col. 3, I. 33-43; cf. Fig. 1, 9 included as 62-1, 62-2, in Fig. 7), having first and second terminals (loc.cit.), the

first terminal (gate of gated diode 62-2) coupled to a signal line 194-1 (of sense amplifier 10), and the second terminal coupled to the control line (capacitively, through 16-1) (loc.cit.), wherein the two terminal semiconductor device is adapted to have a capacitance (gate-channel/source/drain capacitance) when a voltage on the first terminal relative to the second terminal is above a threshold voltage and to have a lower capacitance when the voltage on the first terminal relative to the second terminal is less than the threshold voltage (because the MOS varactor = gated diode inherently has a variable capacitor, wherein the gate voltage can be raised to cause depletion, and even further to cause inversion of the channel).

wherein the control line is adapted to be coupled to a control signal (through the capacitive coupling to the aforementioned bias voltage source); and wherein the signal line is adapted to be coupled to a signal (from the vertical scanner) and to be an output of the circuit (through 218) (col. 8, I. 44-col. 9, I. 64).

On claim 2: the two terminal semiconductor device by Mead et al comprises a gated diode 62-1 (also 32 in Fig. 1) (Fig. 7) having a well (N.B.: substrate is a p-well; col. 5, I. 1-5; Fig. 3) because it is implemented as p-type substrate 156 (Fig. 6 and col. 7, I. 65) in Fig. 6, which inherently is a (electrostatic potential) well for all majority charge carriers therein) and wherein the threshold voltage can inherently be modified by modifying a dopant level in said well of the gated diode

because said dopant level determines the number of charge carriers (see, for instance, Wolf, ISBN 0-961672-5-3, pages 116-133).

On claim 9: the circuit further comprises an output circuit 206-1 / 216 (Fig.7) adapted to produce an output corresponding to a voltage at the gate input of the gated diode (depending as it is on the capacitance of capacitor 62-1).

On claim 10: the output circuit comprises one or more of the following: a buffer, an inverter, and a latch, because the hold/sample circuit 206 (col. 9, I. 25-32) is a buffer circuit.

On claim 13: the two terminal semiconductor device comprises a gated diode 32 (62-1, 62-2) (col. 3, I. 33-43) (N.B.: source and drain both connected to the output of the sense amplifier and hence also to each other, forming one pole of the diode, the gate forming the other one).

On claims 14-15: the gated diode is an n-type gated diode (col. 3, I. 36) or a p-type gated diode (col. 3, I. 33-35), wherein the threshold voltage is a positive, respectively negative voltage (inherently, a positive voltage is required to cause inversion in the former, a negative voltage in the latter, wherein the two terminal semiconductor device is adapted to have a capacitance when a voltage on the first terminal relative to the second terminal is more positive, respectively negative, than the threshold voltage and to have a lower capacitance when the voltage on the first terminal is less positive, respectively negative, than the threshold voltage.

On claim 21: Mead et al teach a method for amplifying signals (cf. title), the method comprising the steps of: determining that a voltage on a signal line 194-1 (Fig.

7) is to be amplified (any voltage on input line 194-1 meets the claim limitation); and modifying voltage on a control line (LOAD BIAS) (by biasing the LOAD BIAS) (Fig. 7). wherein the control line is coupled to a second terminal (gate of 62-1) of a two terminal semiconductor device 62-2 (Fig. 7), the two terminal semiconductor device having the second terminal and a first terminal, the first terminal (terminal connected to both source and drain of MOSFET 62-1 (col. 3, I. 33-43) coupled to the signal line, the second terminal coupled to the control line (loc.cit.), wherein the two terminal semiconductor device is adapted to have a capacitance when a voltage on the first terminal is above a threshold voltage and to have a lower capacitance when the voltage on the first terminal is less than the threshold voltage (such adaptation, given the selection of a MOSFET for said two-terminal device, with source and drain directly connected, is unnecessary but instead it is inherent, given the creation of an inversion layer for large enough voltage; it is also specifically cited as said device is a varactor, i.e., variable capacitor: see col. 3, I. 27-43)) and wherein the control line is adapted to be coupled to a control signal (LOAD BIAS; loc.cit.) and wherein the signal line is adapted to be coupled to a signal (through photo-sensor 184-1) and to be an output 218 of the circuit (col. 9, I. 54-64).

On claim 23: the two terminal semiconductor device comprises a gated diode (MOSFET with source and drain directly interconnected is a gated diode) (col. 3, I. 33-43) having a well (p-type substrate is an electrostatic well for charge carriers) (N.B.: substrate is a p-well; col. 5, I. 1-5; Fig. 3) and wherein, inherently, the threshold voltage can be modified by modifying a dopant level in the well of the gated diode: the more dopant available, the higher the charge in the capacitor can become).

On claim 31: the two-terminal device comprises a gated diode 62-1 (cf. Fig. 7 and col. 3, I. 33-43).

On claim 35: the method further comprises the step of determining an output corresponding to the signal (inherently so, because output inherently is looked at and hence determined).

Allowable Subject Matter

Claims 3-8, 11-12, 16-20, 22, 24-30, 32-34 and 36-37 are objected to as being 6. dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Within the context of claims 1 and 21 the isolation device as claimed is not found in the prior art (claims 3-8 and 17-20 as dependent upon claim 1; and claims 24-28 and 36-37 as dependent upon claim 21); within the context of claims 1 and 21 the gated diode with overlapping source diffusion region and gate has not been found in the prior art (claims 11 and 12 as dependent upon claim 1 and claims 29 and 30 as dependent upon claim 29); within the context of claim 1 the differential signal circuit as recited in claim 16 has not been found; within the context of claim 21 the step involving amplification or not (that is: not at all) depending on whether said threshold voltage is exceeded as recited in claim 22 has not been found in the prior art; and within the context of claim 21 the further limitations of claims 32-34 have not been found in the prior art either: in this regard it is noted that Mead et al teach the n-gated diode when a positive signal is to be processed, in which case the voltage on the control line does not need to be modified to a positive voltage for reaching above-threshold voltage, the

Application/Control Number: 10/751,714

Art Unit: 2826

requirement instead being one of sufficient voltage difference between gate and

source/drain voltage of the gated diode.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Johannes P. Mondt whose telephone number is 571-

272-1919. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Nathan J. Flynn can be reached on 571-272-1915. The fax phone number

for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

JPM

August 29, 2005

Patent Examiner:

Johannes Mondt (Art Unit: 2826).

Page 10